|
|
|
|
|
SMM105
Single-Channel Supply Voltage Marginer and
Active DC Output
Controller
|
|
|
|
|
|
Extremely
accurate (±0.1%) Active DC Output
Control (ADOC)
|
|
|
ADOC
Automatically adjusts supply output
voltage level under all load
conditions
|
|
|
Capable
of margining supplies with trim inputs
using either positive or negative trim pin
control
|
|
|
Wide
Margin/ADOC range from 0.3V to
VDD
|
|
|
Uses
either an internal or external
VREF
|
|
|
Operates
from any intermediate bus supply from 8V
to 15V and from 2.7V to 5.5V
|
|
|
Programmable
START and READY pins
|
|
|
Two
programmable general purpose monitor
sensors &endash; UV and OV with FAULT
Output Flag
|
|
|
General
Purpose 1k EEPROM with Write
Protect
|
|
|
I2C
2-wire serial bus for programming
configuration and monitoring
status.
|
|
|
28
lead QFN package
|
|
|
In-system
test and control of Point-of-Load (POL)
Power Supplies for Multi-voltage
Processors, DSPs and ASICs
|
|
|
Enterprise
and edge routers, servers, Storage Area
Networks
|
|
INTRODUCTION
The SMM205 actively controls the
output voltage level of two DC/DC
converters that use a Trim or VADJ/FB pin
to adjust the output. An Active DC Output
Control (ADOC) feature is used during
normal operation to maintain extremely
accurate settings of supply voltages and,
during system test, to control margining
of the supplies using I2C commands. Total
accuracy with a ±0.1% external
reference is ±0.2%, and ±0.5%
using the internal reference. The device
can margin supplies with either positive
or negative trim pin control within a
range of 0.3V to VDD. The SMM105 supply
can be from 12V, 8V, 5V or 3.3V to as low
as 2.7V to accommodate any intermediate
bus supply.
The voltage settings (margin high/low and
nominal) are programmed into nonvolatile
memory through the industry standard I2C
2-wire data bus. The I2C bus is also used
to enable margin high, margin low, ADOC or
normal operation. When margining, the
SMM205 checks the voltage output of the
converter and make adjustments to the trim
pin via a feedback loop to bring the
voltage to the margin setting. A margining
status register is set to indicate that
the system is ready for test. The SMM205
ADOC continues to monitor and adjust the
channel output at the specified
level. |
- |
28
PIN QFN
|
|
SMM205
INTERNAL BLOCK
DIAGRAM
|
|
|
|
ORDERING
INFORMATION
|
|
|
|
REQUEST
A SAMPLE
Click
here to request a sample to
evalute.
|
|
|
NOTE
(1) - This is a
Preliminary
Information
data sheet that
describes a
Summit product
currently in
pre-production
with limited
characterization.
SUMMIT
Microelectronics,
Inc. reserves
the right to
make changes to
the products
contained in
this
publication in
order to
improve design,
performance or
reliability.
SUMMIT
Microelectronics,
Inc. assumes no
responsibility
for the use of
any circuits
described
herein, conveys
no license
under any
patent or other
right, and
makes no
representation
that the
circuits are
free of patent
infringement.
Charts and
schedules
contained
herein reflect
representative
operating
parameters, and
may vary
depending upon
a user's
specific
application.
While the
information in
this
publication has
been carefully
checked, SUMMIT
Microelectronics,
Inc. shall not
be liable for
any damages
arising as a
result of any
error or
omission.
SUMMIT
Microelectronics,
Inc. does not
recommend the
use of any of
its products in
life support or
aviation
applications
where the
failure or
malfunction of
the product can
reasonably be
expected to
cause any
failure of
either system
or to
significantly
affect their
safety or
effectiveness.
Products are
not authorized
for use in such
applications
unless SUMMIT
Microelectronics,
Inc. receives
written
assurances, to
its
satisfaction,
that: (a) the
risk of injury
or damage has
been minimized;
(b) the user
assumes all
such risks; and
(c) potential
liability of
SUMMIT
Microelectronics,
Inc. is
adequately
protected under
the
circumstances.
Revision 1.4 -
This document
supersedes all
previous
versions.
I2C
is a trademark
of Philips
Corporation.
|
|
Copyright©1999- Summit Microelectronics, Inc.
|
|
|
|
|
